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An indoor localization system that was built at University of Tennessee is extensively
studied and improved. The goal of the system is to achieve mm down to sub-mm
accuracy/precision.
Sub-sampling is used to alleviate the high sampling rate required for UWB signals.
Current commercial direct sampling systems are still too slow or prohibitively ex-
pensive for UWB applications. We developed two different sub-sampling techniques,
but the two systems suffer numerous shortcomings: low throughput, non-robustness,
non-linearity. A third system is introduced that achieve both high accuracy and high
through-put. Changes in the detection algorithm and the frame synchronization are
developed to accommodate the new scheme.
We present our efforts to replace hybrid components by recently developed MMIC
chips, and an integrated digital module developed by ULM University and UT re-
spectively. Similar localization performance was achieved but rather with significantly
reduced power consumption, much smaller footprints, and higher throughput.
Step Recovery Diode (SRD) based UWB pulse generators suffer from jitter caused by
AM-to-PM conversion, SRD shot noise and clock jitter. A mathematical model for
simulation of the jitter and amplitude variation effect in the equivalent time sampling
technique has been developed and used in SystemVue simulations. A criterion as
an estimate of system accuracy is defined as Signal to Distortion Ratio (SDR) and
used. Similarly, a model for AM and PM noise analysis for an SRD based UWB pulse
generator is developed that was validated experimentally.
iii
We estimate the achievable system localization error. A mathematical model and
simulation platform are developed to describe its behavior. Limits on the location
accuracy as a function of the parameters of the UWB system are described. A
discussion of the dominant reasons for errors that include picoseconds pulsar jitter,
sampling clock jitter, sampling rate, and system additive white Gaussian noise
(AWGN) is presented. We show a simple method to calculate the total system jitter,
and describe error biasing phenomenon as the tag moves approaching one base-station
and distancing another. Design curves are provided to determine the specifications
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Localization and Tracking systems have added greatly to the prosperity and
advancement of humans. Outdoor localization system i.e. GPS is used in our daily life
and for copious of application ranging from maritime navigation to missile guidance.
GPS satellites triangulate position by measuring time delays via precise time atomic
clocks.
Indoor localizations systems are developed to complement the GPS-like systems where
satellites signal is not present. It finds applications in businesses, hospitals, and
manufacturing facilities. Store navigation, targeted advertisement, airport maps, and
assets tracking are examples of current and potential utilization of indoor localization.
Definitely, RFID market is developing fast for more accurate, reliable, and real-time
localization systems to track people and assets.
Indoor precise localization systems, i.e. sub-mm to mm, as well are indispensable
for high demanding operations e.g. robotics surgery, positron emission tomography,
precise machining, etc...
1.1 Overview of Indoor Localization Technologies
The world demand for accurate, real-time, robust, and reliable indoor system augment
year after year. A survey of indoor commercial and research-oriented positioning
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systems are introduced in [1]. The author shows different localization technologies i.e.
Infra-Red, ultra-sound, RFID, WLAN, Blue-tooth, UWB, and magnetic technology.
He also discusses techniques to locate objects i.e. triangulation, fingerprinting,
proximity, and vision analysis. Triangulation can be performed in three methods i.e.
received signal strength, angle of arrival, and time of arrival. Moreover, he addresses
the criteria used to assess indoor localization systems i.e. security and privacy, cost,
performance, robustness, complexity, user preferences, commercial availability, and
limitations.
The most common triangulation methods are ToA, RSS, and AoA. ToA is the most
accurate, it can filter out multi-path received signals, however, it is more complex to
implement. ToA and RSS require three reference elements while AoA requires only
two. AoA though may contain large errors for far object positioning.
1.2 UWB Positioning Systems at University of
Tennessee
At UT we have a system that uses TDoA of a UWB pulse received by at least four
synchronized base-stations for 3D localization to locate a wireless non-synchronized
tag. In TDoA we use the difference in arrival time at one reference base-station and
all the remaining base-stations to triangulate the tag position to avoid the need to
synchronize the wireless tag. The tag generates a 300 ps pulse that modulates a 8
GHz carrier.
The major strength of UWB pulse-based signal is that it requires less power since
it operates in a small fraction of time, the ability to exist side-by-side with the
narrow band signals, and the immunity to multi-path interference because of its short
temporal existence.
UWB system accuracy is less than IR-based systems. At UT we were able to reach
2-5 mm 3D accuracy. The system is explained in more details in Chapter 7.
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Table 1.1: Comparison of Different Technology Products [1]
System Name Technology SecurityCost Performance Robustness Complexity Limitations
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The purpose of our work is to build a mm down to sub–mm accuracy localization pulse
based UWB indoor system. There are different factors contributing to the inaccuracy
of the localization system we built at UT. This dissertation addresses some of the
problems to get more closer to sub-mm accuracy. The current system suffers from
problems that prevent achieving sub-mm accuracy. A list is given below:
1. Phase center problem adds error to 2D and 3D tracking. The error is caused by
different time delays encountered by the received signal at different reception
angles of the receiving antenna and as a result there will be an error as we move
away off the antenna bore-sight.
2. Sampling clock imperfection is also a problem. Clock jitter translates into noise
that limits the RMS error achievable. Clock slow drift where the period of
sampling clock varies slowly over time which restrains the repeatability of the
system and requires numerous calibration. It also causes time scaling effects.
3. AWG noise increases the RMS error. The SNR changes as we move the tag
closer and further to the receiving antennas and that has complications to mm
accuracy.
4. Indoor multi-path UWB received signals that changes the pulse shape and affect
even the leading edge if the reflection body is too close. This change adds
uncertainty to the detected time delay.
5. Sampling rate at the receiver caps the minimum resolution distance that we can
achieve, consequently we need to utilize high sampling rate.
6. The strict requirement of low phase noise of the local oscillators at the receiver
and transmitter in the non-coherent architecture used now.
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7. The receiver chain based on IQ demodulation. A single channel I or Q is
alternative. The RF chain is either complex in the case of IQ or introduce
intolerable error in the case of single I or Q demodulator.
8. Slow sampling process where we acquire one sample per pulse is another
problem. Dynamical performance of the system depends on the throughput
of the system i.e. faster system response requires faster pulse processing.
Also averaging methods that improve the system accuracy depend on such
throughput.
Some of the aforementioned problems are addressed by [17] and [18]. In [17] Zhang
has addressed the problem of the necessary high sampling rate by using an analog
sub–sampler, he also has made antenna phase center characterization and proposed a
Vivaldi rod antenna to dilute the phase center problem. In [18], Kuhn has developed
an adaptive leading edge detection algorithm, that detect the pulse arrival based on
its leading edge that alleviates the multi–path error problem, he also studied non-line
of sight and weak received signal accuracy behavior. My work will address the clock
and pulse generation noise and how they affect final accuracy.
1.4 Organization
Chapter 2 is a literature review of both commercial and research localization
systems. Chapter 3 summarize the first generation problems that compromise its
accuracy/precision. Chapter 4 demonstrates two hardware improvements to the
system: self multiplication mixer, and sub-sampling methods. Chapter 5 is a study
of the sub-sampling methods, developed in Chapter 4, shortcomings. Chapter 6
discusses the integration of the system RF front-end into single MMIC chip, and the
integration of the digital back-end. Chapter 7 depicts the SRD pulse generator noise
and jitter conversion mechanisms. Chapter 8 is an accuracy assessment and a system
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level modeling of the whole system. Chapter 9 poses a general look and suggests
future improvements to the system. Chapter 10 is the conclusion.
1.5 Contributions
My contributions are:
• System level simulation/mathematical model development.
• SRD Jitter generation/conversion mechanisms, simulation, modeling, and
measurements.
• Sub-sampling methods study and comparison. Developing the direct sub-
sampling with frequency synthesizer.
• Self-multiplication demodulator design/implementation.
• Writing of firmware of the integrated DBE to accommodate total system
operation.
• Integrating MMIC whole receiver/transmitter in the system, and studying its




The chapter discusses commercial and research localization systems. The focus is on
the localization accuracy, precision, localization dimensions, modulation, and rang.
2.1 Commercial Localization UWB Systems
In this section, I will cover the state of the art of the commercial systems, table 2.1
compares their specifications.
2.1.1 PulsON 410 by Time Domain
PulseON 410 module is built by Time Domain [19], the tag and receiver has the
same hardware. It uses TW-ToF to find the distance between two modules. A single
module can work also as a mono-static radar, Fig 2.1a. Modules in the system can
exchange data as well.
2.1.2 DART by Zebra Technologies
DART by Zebra [21], Fig 2.1c has accuracy of less the 30 cm. The battery would
work for 7 years at 1 Hz update rate. The update rate is programmable from 0.02
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(a) PulsON 410 Module in Mono-static
Radar Mode[19].
(b) lpr-2d system by Symeo [20].
//
(c) Dart system components [21].
Figure 2.1: Commercial UWB indoor positioning system
8
Hz to 200 Hz. The positioning rang is 50 m and the presence detection is 200. The
system support 3500 update.tag/sec.
2.1.3 Ubisense
Figure 2.2: A tag of a commercial UWB indoor localization system i.e. Ubisense
[2].
UWB technology offers some advantage over other systems. No need for line of sight
and it has high penetration capabilities. It has higher accuracy than WLAN systems
but lower than that of IR. Coverage volume is much larger than IR systems though.
An Example is Ubisense funded by AT&T Cambridge [2], Fig 2.2. It works in the
frequency range of 5.8 to 7.2 GHz. the tag size is 3.9× 1.65 cm2. The system has a
capacity of 1000 tag working concurrently. The update rate is 20 Hz and the accuracy
is 15 cm.
2.1.4 LPR-2D
LPR-2D by Symeo is a 2D localization system [20], Fig 2.1b. It is an example of
FMCW systems. The tag weight is 1.4 kg because it is designed for vehicle tracking.
The system accuracy is 10 cm. The transponder, tag, update rate is 25 Hz. system
rang is 400 m.
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Figure 2.3: Evaluation board of DW1000 Scensor.
2.1.5 decaWave
decaWave have developed DW1000 ScenSor [22], it is a single chip UWB transceiver
compliant with IEEE802.15.4 standards. It allows real–time indoor localization of a
precision 10 cm indoors. The rang is up to 300 m and the tag density of up to 11,000
tags in a 20 m radius. Fig. 2.3 shows the evaluation kit based on DW1000 ScenSor.
Table 2.1: Commercial UWB Positioning Systems Summary
Company PulsON DART Ubisense Symeo ScenSor
Frequency (GHz) 3.1-5.3 6.35-6.75 6.0-8.0 5.725-5.875 3.5-6.5
Range (m) 350 50 >160 400 300
Tag Weight 58 g 20 g 580 g 1.4 kg NA
No. of Tags 1 3500/s 1000 NA 11,000
Refresh Rate (Hz) 8-154 0.01-200 20 25 64 M
Localization TW-ToF TDoA TDoA/AoA RToF Tof/TDoA
Accuracy (cm) 2.3 <30 15 10 10
Technology UWB UWB UWB FMCW UWB
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(a) Micrograph of 77 GHz system built by
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(c) Pulsed FM Hardware block diagram realized
by Waldmann et al. They chop the FMCW signal
to stay with the FCC power requirements.
Figure 2.4: Examples of research UWB indoor positioning systems.
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2.2 Research Systems
High accuracy RF system are addressed by many research groups. Table 2.2 shows a
brief comparison of such research efforts. Two techniques are used widely with some
alteration or combination i.e. wide band FMCW and pulse-based UWB. FMCW
radars uses continuous wave that resolve time delay between two system components
using frequency difference of echo and receiver oscillator. It is a continuous wave so
it drains more power and suffers of multi-path reflection for indoor operation. Many
systems are using FMCW e.g. [23] [24] [25].
Pulse-based UWB is time limited repeated signal with small duty cycle and low power
consumption. The pulsed nature of the signal makes it easier to remove the multi-
path interference that comes later than the line of sight echo. UWB is more suitable
for indoors and for systems that require tag with low power consumption. Systems
that uses pulse-based technique are [26] [27] [28] [26] [29] [30] [31].
Most systems work at The UWB 3.1 – 10.3 GHz band and 5.8 ISM band. Some pursuit
to move up for frequencies 35 GHz [24] and 77 GHz [25] where higher accuracy looks
easier to attain.
Recent research achievements show new potentials of FMCW and pulse-based
systems. In [25] Ferger et al. built a 77 GHz radar for 2D sensing and they show 0.1
mm accuracy. Fig 2.4a shows the micrograph of the transceiver.
In [23], Waldmann et al. used a pulsed FM signal for localization. The FM signal
BW is 1 GHz around 7.5 GHz center frequency. They measured a coaxial cable of
length 146 m and obtained accuracy of 7 mm. For a wireless radar configuration
they obtained a maximum error of ±5 cm for a distance of 4 m. The hardware
implementation is shown in 2.4c where the FMCW is chopped by a fast RF switch
to keep the power under the FCC power requirements.
In [29], the project SELECT supported by an European grant to design a real time
localization RFID system, Fig 2.4b, with low-cost and semi passive tags. The system
should be UWB-based and compatible with UHF-RFID standards. The system uses
12
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Table 2.2: Research UWB Positioning Systems Summary
Group/Company System Architecture Frequency (GHz) Reported Error Operating Range
University of Tennessee Carrier-Based UWB 5.4-10.6 2-5 mm 3D 5 m/Indoor
Waldmann et al. Pulsed FMCW 7.5 7 mm 1D 4 m/Indoor
D’Erico et al. Back Scattered UWB 4-5 0.7 m 2D 15 m/Indoor
Georgios et al. IR-UWB 6-6.5 10 cm 1D 12 m/Indoor
Waldmann et al. Carrier-Based UWB 7-8 1.7 cm 1D 10 m/Indoor
Meiere et al. Carrier-Based UWB 22.58-25.7 0.1-2 mm 1D 8 m/Indoor
Ossberger et al. Impulse-Based UWB 2-7 5-10 mm 1D 5 m/Indoor
Fujii et. al. Impulse-Based UWB 3.7-5 20 cm 2D 8 m/Indoor
Low et al. Impulse-Based UWB 3.2-5.2 1 cm 1D 8 m/Indoor
Zetik et al. Impulse-Based UWB 0.01-5 1.5 cm 2D 2 m/Indoor
Stelzer et al. FMCW/Interferometry 35 0.1 mm 1D <1 m/Indoor
Stelzer et al. FMCW 5.8 10 cm 2D 500 m/Outdoor
Ellinger et al. FMCW 5.8 18 cm 2D 40 m/Indoor
Feger et al. FMCW 77 0.1 mm 1D 1.5 m/Chamber
a back scattering CDMA localization scheme and shows 2D localization capabilities
of 0.7 m accuracy and 15 m range.
The systems that show mm or sub mm accuracy are [23] that got 7 mm accuracy
for a cable length measurements but for 1D wireless measurements they got 10 cm
error. In[28], A 25 GHz system is developed and it has 0.1 mm accuracy using a
static Kalman filter. They also use PN code with rate of 1.6 GHz compared to 10
MHz pulses for UT system. 1.6 GHz pulse rate means more power requirements. In
[32], it is a radar to detect the respiration that also has limited movement. In [24],
Stelzer et al. measured using a radar a limited movement of a 5 mm from a smooth
surface.
Analog to digital conversion is a key competent of a localization system. The system
described by [26], they use Wi-Fi 802.15.4a signal to perform tracking, the receiver
consists of an RF front end, and they use an oscilloscope for the analog to digital
conversion, the sampling rate is 1 GHz that provides a resolution of 30 cm. In [29],
they track a passive RFID tag, they use a CDMA spreading code, the ADC has a
sampling rate of 62.5 MHz and 12 bit resolution, the system accuracy is 0.7 m. In
[32], they use UWB pulse to detect chest movement, they use a Tektronix sampling
oscilloscope to achieve a 2 ps sampling rate. In [27], there is no ADC, they use a
comparator to pin out the pulse reception time, the resolution of the system is 0.3
ns. In [31], they also use a sampling oscilloscope. Analog to digital conversion poses
a problem as seen, systems either use a sampling oscilloscope that are not feasible
for practical system, or a low sampling ADC that is not feasible for high accuracy
localization.
3D localization still can’t accomplish accuracy comparable to IR systems. All the









Lee et al. Verhelst et al. Kao et al. Hamidian et
al.
Technology MMIC SiGe 0.18 µm
CMOS
0.18 µm SiGe 0.13 µm
CMOS
90 nm CMOS 0.13 µm
CMOS
Application FMCW 802.15.4a 802.11a IR-UWB Micro-
Doppler
FMCW
Pdc 245 mW NA 53 mW 4.3 mW 190 mW 42 mW
Error 250 µm 3cm 2.7 × 10−3
BER
1 cm to 1.8
mm
20 µm Na
BW 8 GHz 3 to 9 GHz 3.1 to 10.5
GHz
500 MHz NA 250 MHz
Frequency 24 GHz <1GHz 60 GHz 24 GHz
Range 3 m 10 m 10 m 10 m 2 m 50 m
Chip Area
(mm2)
1.51 4.5 2.3 4.52 0.73 2
Remark Transceiver Transceiver Front-end Receiver Transceiver Transceiver
2.3 Advances and Integration Trends
Recently there has been significant advancement in MMIC and CMOS chip designs
geared towards UWB and fast time domain processing, some quite variant examples
of these efforts are shown in Table 2.3. Ref. [33], for example, is a mono-static
FMCW Radar; its transceiver is integrated except for a PLL loop. The system is
used to measure the distance of a reflector moving on a linear positioning unit for
a 3 m and has demonstrated only 250 µm error, Fig 2.5b. Ref. [34] discusses the
design of a 12 channel transceiver capable of a positioning accuracy of 3 cm. It is
based on IEEE 802.15.4a for a low data rate with localization capability for sensor
networks. Ref. [34] has integrated the whole RF system; but leaving a space on the
chip left for digital circuitry integration later on. In [35], a design of UWB receiver
direct-conversion front-end that covers the 3.1-10.6 GHz band with a NF of 3.3-5
dB that was integrated with a switchable notch filter, Fig 2.5e. In [36], the authors
combined both analog front-end and a digital back-end onto one chip; they used IQ
correlator receiver to save energy with a power consumption of only 4 mW for the
whole transceiver. They achieved 1.8 mm tracking accuracy over 160 µs averaging
time, Fig 2.5a. Ref. [37] shows a 60 GHz Doppler radar transceiver developed for non-
contact vital sign detection. It demonstrates the ability to detect 0.2 mm vibration
at 2m stand-off distance 2.5d. Ref. [38] is a transceiver for FMCW radar that has
a 1.5 mm resolution for a 50 m distance, Fig 2.5c. Clearly we observe in all these
MMICs implementations the tremendous space saving; the robustness enhancement
of the systems by minimizing the number of interconnection linking the various system
components, the extremely low power consumption, and the neat mixing of digital
and analog circuitry in one chip.
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(a) Verhelst et al.





























(b) Bredendiek et al.
(c) Hamidian et al. (d) Kao et al.
Reserved for Integrating ADC 













(e) Zheng et al. (f) Lee et al.
Figure 2.5: MMIC and CMOS System Integration.
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Chapter 3
System Architecture and Problems
In an effort to improve the accuracy of the current localization system, major
hardware blocks were re-examined to guarantee stable operation. Leading edge
algorithm was addressed to have higher probability of success. Digital signal
processing board was re-evaluated. Fig 3.1 shows the various sources of errors that
have been investigated. Table 3.2 shows different sources of errors and their effect on
accuracy or the precision of the system.
Table 3.1: Noise Sources Impact on System.
Noise Source Precession Accuracy
Clock Jitter Yes No
Clock Drift No Yes
AWG Yes Yes
Phase Center No Yes
Phase Noise Yes No
Sampling Rate Yes No
3.1 I and Q Channels Misalignment
In the receiver side, there has been a noticeable delay between the I channel and Q
channel. Typically, the retrieved signal is obtained by squaring the I and Q signals
18
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(b) Receiver sources of errors.
Figure 3.1: Sources of errors in UT positioning system.
19
Figure 3.2: IQ receiver block diagram.
and add them in real time, Fig. 3.2. Any random delay or frequency dependent delay
would lead to significant retrieved signals error.
Fig. 3.3 shows typical I and Q signals where the relative delay between them is not
constant so that we can account for. To study this misalignment problem, we used
a Tektronix real time oscilloscope and built a prototype without a sub-sampler, an
ADC and FPGA to identify the source of misalignment. It was found out that this
misalignment dynamically changes with time and tag position, and it is difficult to
compensate or calibrate. Fig. 3.3(a) shows the I and Q signals and Fig. 3.3(b) shows
the sum of their squares.
To avoid this misalignment problem, Zhang et al.[17] used only one channel either
the Q or the I and were able to retrieve the signal after the mixer and simple filtering.
However, the received pulse train of sampled signal had a sinusoidal envelope as seen
in Fig. 3.4a. This envelope is due to any slight shift between the two clocks of the
transmitter and receiver, and could cause the leading edge readings to go back and
forth as seen in Fig. 3.4b. The histogram of such leading edge is shown in Fig. 3.3(c),
we can see the leading edge is distributed in two separate heaps.
As a first trial, we looked at averaging the associated leading edge error for a 1000
trial, but the nature of the histogram caused large errors, and the standard deviation
was 12 mm which is significantly large error. So. Here we have proposed square
detection. Results will be discussed in Section 4.1.
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(a) I and Q channels. (b) The sum of I2 and Q2.
(c) ToA histogram.
Figure 3.3: I and Q channels of the extended received pulse that shows the




Figure 3.4: Single channel demodulation: (a) retrieved pulses has a slow sinusoidal
envelope corresponding to the frequency shift of transmitter and receiver oscillator;
(b) sub-sampled pulse and the triggering edge.
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(a) . (b) .
Figure 3.5: Jitter in sampling module: (a) sources of jitter; (b) jitter shows up as
spikes in the retrieved pulse.
3.2 System jitter
All jitter sources are small compared to the tag triggering clock, Fig. 3.5a. Table I
indicates the FPGA, ADC, delay line, and on board TCXO clock jitter. The Table too
has a typical top bench clock jitter as a reference. This jitter in the clock translates
into spikes in the sub-sampling as can be seen in Fig. 3.5b.
Table 3.2: Sampling Module Jitter Sources.
Jitter
Top Bench Clock 200 ps
FPGA Output reference Clock 300 ps
ADC 150 fs
Delay Line 1 ps
On-board TCXO 30 ps
Efforts to evaluate this jitter and reduce its effect are major part of our efforts here.
As a first step, we measured the TDoA as a function of number of averaged samples.
Table 3.3 indicates that upon increasing the number of samples to 300, the STD was
reduced from 13.6 mm to 1.494 mm when utilizing a clock with 300ps jitter. Further
averaging can help in jitter associated error. Definitely, using better clocks can lead
to significant jitter reduction as indicated in Table 3.3 third row and Fig. 3.6b.
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Table 3.3: Standard Deviation of TDoA.
STD (mm) Raw Avg 10 Avg 30 Avg 100 Avg 300
300 ps Clock 13.6266 3.7054 2.3802 1.7724 1.4939
Top Bench Clock 9.3272 2.1722 1.2740 0.6669 0.4187
(a) (b)
Figure 3.6: TDoA with different averaging filter lengthes: (a) 300 ps clock jitter
and (b) top-bench clock.
In this effort, we will investigate further the effect of jitter and develop models and
methods to reduce its impact. The jitter in the systems originates at the transmitter
and receiver clocks, we used TCXO clocks at both where 10-15 ps jitter is common
for this type of clocks.
Moreover, we studied jitter conversion in Step Recovery Diode (SRD) based UWB
pulse generators that suffer from jitter caused by AM-to-PM conversion, SRD shot
noise and clock jitter. These noise sources significantly impact the accuracy of UWB
systems if very high precision ranging/positioning is required.
Also, we study the achievable localization error in the system. A mathematical model
and simulation platform are developed to describe the behavior of UWB indoor
localization system. A discussion of the dominant reasons for errors that include
picoseconds pulsar jitter, sampling clock jitter, sampling rate, and system AWGN
is carried. We developed a simple method to calculate the total system jitter, and
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Figure 3.7: Error in 3D positioning as a function of smapling rate [3].
describe error biasing phenomenon as the tag moves approaching one base-station
and distancing another.
3.3 High Sampling Rate
In order to achieve a mm 3-D accuracy, we need a high sampling rate. Typically, to
achieve such high sampling rate we need to use sub-sampling schemes. For example,
if we want 3mm resolution, then we need 10 ps sample spacing, which is equivalent
to 100 GSPs sampling rate.
Brandon Merkl [3] showed that, in order to get sub-mm accuracy we need over 512
GSPs as seen in Fig. 3.7. Use of conventional ADCs is not feasible as the current state
of the art does not exceed 5-10 GSPs, recently over 40 GSPs by Fujitsu is available
which is very expensive. Hence, C. Zhang et al [4] used a sub-sampling mixer where
the signal was stretched in time by a large factor. Fig. 3.8 shows the fabricated
circuit and the samples signal using this scheme.
This first ADC system uses two clocks. One at 10 MHz and is used to trigger the
pulse at the transmitter and the second is 9.999 MHz clock as part of the analog
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Figure 3.9: Delay Line sub-sampling: (a) system block diagram, (b) jitter sources,
(c) sampling module picture.
sub-sampler. The two clocks offset is the key for the sub-sampling and provides the
required time shift at the subsequent periods. This is equivalent to expand the signal
in the analog domain before implementing ADC. Since the input signal to the ADC
is time-expanded, the ADC Analog bandwidth requirement is drastically reduced by
such expansion factor. For our system, the original bandwidth is 3 GHz and the
expansion factor is 10,000 so the required ADC analog bandwidth is only 300 KHz
and that is a clear advantage of such system. However, the usage of such an analog
sub-sampling adds noise, requires high signal levels, and limits the expansion factor
value to moderate values to guarantee robust performance. Moreover, the need for
the 9.999 clock, which is not a standard clock, requires a very precise circuitry to
generate a stable precise clock.
Therefore a second system was developed using a delay line system that builds on a
delay line chip that can provide delay steps of 10 ps. The 10 ps shift at each original
signal pulse repetition rate carries out the sub-sampling process. The system uses
standard clocks and no need for precise frequency offset or frequency synthesizers.
The system does not use analog sub-sampler and there is no time expansion to the
analog signal, subsequently it requires ADCs with a wide analog bandwidth– as wide
as the original signal bandwidth.
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One downside of this delay line system is that: the available delay line chip distinct
steps are not accurate enough and also nonlinear. In our realization of the system,
we have used at the receiver side a 150 MHz clock instead of 10 MHz to increase
the throughput of the system. The utilized board has a two-channel ADC with a
150 MHz clock, and has a 16 bit resolution. Meanwhile, a USB 2.0 Transceiver chip
provides a data transfer rate of 480 Mbit/s, for more details refer to [39].
3.3.1 Jitter
The accuracy of both sub-sampling systems is seriously degraded by both the clock
jitter and drift. Additional degradation for the second sub-sampling scheme accuracy
is related to the delay line chip non linearity. Impact of these error sources on
performance will be discussed in the next section in detail.
The clocks used for sampling at the receiver and for triggering the pulse generator at
the transmitter sides are the main contributors for jitters. Moreover, SRD pulse
generator augment the jitter, the generated pulse will have more jitter than the
SRD triggering clock. As shown in Fig. 3.9b the contributions of other system
components are relatively smaller. The jitter distorts the sampled pulse and causes
spikes rendering small variation in the retrieved signal shape. This variation translates
to randomness in measuring the leading edge of these pulses. As the jitter increases
the distortion in the pulse increases and more error in the leading edge is expected.
We can observe from Fig. 3.10 how the standard deviation is reduced and that the
clock with lower jitter requires less averaging to achieve a sub-mm RMS error. The
200 ps clock meets the 1 mm RMS error line at about 60-70 averaging window filter
samples; compared to over a 1000 when using the 300ps clock.
3.3.2 Nonlinearity of the Delay Line
The manner in which we employ the delay line chip is by using a 10 MHz clock
for triggering the pulse generator, and a 150 MHz clock for the receiver sampling
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Figure 3.10: Accuracy realized for our system and how they converge with the
number of averaging for the two different clock jitters.
circuits. We need 15 sub-periods of the 150 MHz clock periods to reconstruct one
pulse with 10MHz repetition frequency. For each sub-period we need a certain number
of phase shifts to cover it. A single sub-period is 6.6667 ns. The phase-shifting chip is
controlled by a 10 bit word, and the time delay per bit is not binary. It starts with a
10 ps for the LSB but for higher order bits it is not multiple of two e.g. b1 delay is 26
ps and b9 is 4300 ps which deviate by a 6 ps and -820 ps respectively away compared
to the binary values. Using these values we need 780 phase shifts to cover the 6.6667
ns sub-period. This nonlinear behavior causes pulse distortion. Typically, a small
part of the signal repeats itself, and it corresponds to phase shifts of large numbers
that are inaccurately located. This part of the signal repetition causes trespassing
over to the next sub-period. Experimentation and trial and error shows that using
optimum number of phase shifts per sub-periods could eliminate such distortion. In
our experiment 718 phase shifts were used.
Figure 5.1a shows the TDoA of a static tag for different phase shifts. It shows TDoA
for 780 and 718 phase shifts. For the 780 there is a dip in the TDoA that causes an
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